

Instruction-level Parallelism in AES Candidates

- 2nd AES Candidate Conference, Rome, March 1999

Craig Clapp
PictureTel Corporation



Evaluation methods

- Theoretical performance limits

↳ Critical-path analysis

- Practical performance

↳ C-code performance on a family of RISC /
VLIW CPUs having 1 to 8 execution units



Candidates studied

- ☐ Crypton
- ☐ E2
- ☐ Mars
- ☐ RC6
- ☐ Rijndael
- ☐ Serpent
- ☐ Twofish




RISC / VLIW CPU instruction set

- ❑ Single-cycle instructions
 - ❑ Add, Sub, AND, OR, XOR, NOT
 - ❑ Shift, Rotate, Byte Extract, Store
- ❑ Multi-cycle instructions (pipelined)
 - ❑ Load (3 cycles)
 - ❑ 32 x 32 multiply (3 cycles)




Critical-path example: RC6 encryption






Critical-path example (2): RC6 decryption






Critical path lengths






Throughput limits






Effective parallelism





Memory accesses






VLIW CPU Family Members

<i>Instruction issue slots</i>	<i>Disposition of functional units</i>							
	<i>Slot 1</i>	<i>Slot 2</i>	<i>Slot 3</i>	<i>Slot 4</i>	<i>Slot 5</i>	<i>Slot 6</i>	<i>Slot 7</i>	<i>Slot 8</i>
1	ALU, MEM							
1+1	MEM	ALU						
2	ALU, MEM	ALU, MEM						
2+1	ALU, MEM	MEM	ALU					
3	ALU, MEM	ALU, MEM	ALU					
4	ALU, MEM	ALU, MEM	ALU	ALU				
5	ALU, MEM	ALU, MEM	ALU	ALU	ALU			
6	ALU, MEM	ALU, MEM	ALU	ALU	ALU	ALU		
7	ALU, MEM	ALU, MEM	ALU	ALU	ALU	ALU	ALU	
8	ALU, MEM	ALU, MEM	ALU	ALU	ALU	ALU	ALU	ALU

Key: ALU = Arithmetic/Logic Unit, MEM = Load/Store Unit




Candidate performance versus execution resources (1)





Candidate performance versus execution resources (2)






Normalization

<i>Algorithm</i>	<i>'Official' number of rounds (128-bit key)</i>	<i>Number of rounds for 'normalized' security[†]</i>
<i>Crypton</i>	12	11
<i>E2</i>	12	10
<i>Mars</i>	16+16	12+8
<i>RC6</i>	20	20
<i>Rijndael</i>	10	8
<i>Serpent</i>	32	17
<i>Twofish</i>	16	12

†. According to Biham



Normalized performance versus execution resources





Conclusions

- ❑ Our experiments have explored the likely performance of several algorithms on high-end processors of the future
- ❑ Our critical-path analysis correlates well with the practical case of code compiled for our hypothetical family CPUs
- ❑ At up to three execution units RC6 is the fastest algorithm
- ❑ Mars, Rijndael, and Twofish have virtually identical (second place) performance for up to three execution units
- ❑ At four or more execution units Rijndael takes the lead
- ❑ Crypton and Rijndael are the candidates most able to benefit from increasing instruction-level parallelism in CPUs